搜索资源列表
uart
- 串口通信的接收和发送数据的verilog编程,对每条语句有详细说明其实现的功能。
uart verilog
- 串口verilog UART,源码;串口verilog UART,源码
SPI-in-Verilog-implementation
- SPI的Verilog实现(非常的全面和详细,还带有SPI算法的注解).-SPI in Verilog implementation (a very full and detailed, but also with the SPI algorithm annotation).
UART
- 自己实用Verilog编写的UART程序,1位开始位,8位数据位,1位停止位,本测试程序配置完管脚后,实用串口大师发送数据,则返回数据为发送数据+1-Verilog prepared their own UART practical procedures to start a bit, 8 data bits, 1 stop bit, the test procedure End pin configuration, the utility serial Master to send data,
UART_spec
- a UART model with FIFO buffer, design with verilog
基于VERILOG的uart应用
- 介绍了在FPGA板上的串口调试实验,用verilog语言写的,在NEXYS3板上调试成功
UART
- 利用Verilog实现UART收发数据功能-Verilog UART send and receive data functions to achieve
my_uart1_VERILOG_using-PLL
- Verilog uart example, RS232的Verilog例子。PC 发送一个字节(byte)到板子(FPGA),板子回发一个(byte+1).例子简洁,有注释。用到PLL,而且有3:2次数据采用-Verilog uart example,Verilog RS232 example,it s easy to understand, PC send 1 Byte RS232 code to FPGA, FPGA return 1 tht code,but Byte+1, Using P
Uart
- fpga verilog语言,写的串口通讯,经测试完全没有问题-fpga verilog uart communication
verilog--uart
- verilog实现uart功能的FPGA应用,适用于Cyclone 2系列-verilog uart function of FPGA applications in the Cyclone Series
verilog
- verilog HDL 入门学习的源代码。 包括双向语法,计数器,状态机,锁存器,uart等-Introduction to learning verilog HDL source code. Including two-way grammar, counters, state machines, latches, uart, etc.
Verilog-UART
- 功能:UART串口通讯实信实验 描述:本程序共四个模块 模块1:接收数据的波特率发生模块,接收模块在接收到下降沿时,通过标志位启 动该模块的波特率计数器,并在计数中返回一个采样标志位给接受模块, 通知接收模块采样; ---------------------------------------------------------------------- 模块2:数据接收模块,该模块一旦监测到数据输入端有下降沿,就立即启动波 特率(标志位置1),并使
UART
- uart 的verilog源码,希望对大家有用!(UART Verilog source hope useful for all!)
uart
- UART的串口程序,收发功能都已实现,直接可用(UART serial procedures, transceiver functions have been achieved, directly available)
verilog uart v1.0
- 基于Verilog语言写的UART模块,非常实用,可以参考,希望共同进步(Based on the Verilog language to write the UART module, very practical, you can refer to, hope to make progress together)
uart
- 用Verilog实现FPGA的uart的串行通信功能,并附有testbench(The serial communication function of FPGA of UART is realized with Verilog, and Testbench is attached)
uart
- FPGA Verilog设计UART通讯程序(UART communication code with Verilog in FPGA)
UART
- 本人用verilog编写的UART协议,经测试可用。(I am prepared to use verilog UART protocol, the test is available.)
uart_fifo_n
- verilog 带fifo的串口收发模块(verilog uart with fifo)
uart
- UART接口的基于FPGA芯片,用Verilog语言实现,在quartus上操作(UART interface is implemented by FPGA)